#### Thread and Memory Model

#### Tran Giang Son, tran-giang.son@usth.edu.vn

#### ICT Department, USTH

Thread and Memory Model

Tran Giang Son, tran-giang.son@usth.edu.vn

#### Thread Model


Thread and Memory Model


Tran Giang Son, tran-giang.son@usth.edu.vn

# Thread

- What? a single sequential of execution
- SIMT on GPU
  - Same instruction
  - Same time
  - Different data
  - Natural for graphics and scientific computing
- A way to simplify core

Thread





Thread and Memory Model

 $Tran\ Giang\ Son,\ tran-giang.son@usth.edu.vn$ 

- Thread: a single flow of kernel execution
- Block: a bunch of thread (1D, 2D, 3D)
  - blockDim.x, blockDim.y, blockDim.z
- Grid: a bunch of block (1D, 2D, 3D)
  - gridDim.x, gridDim.y, gridDim.z

## Thread: Restrictions


- Dimensions is fixed after kernel launch
- All blocks in a grid have the same dimension
- Block size and grid size are upper bounded

#### Thread: Restrictions

- Dimensions is fixed after kernel launch
- All blocks in a grid have the same dimension
- Block size and grid size are upper bounded


Maximum number of threads per multiprocessor: 2048 Maximum number of threads per block: 1024 Max dimension size of a thread block (x,y,z): (1024, 1024, 64) Max dimension size of a grid size (x,y,z): (2147483647, 65535, 65535)

#### Global Thread ID



blockSize = 8

int globalThreadId = threadIdx.x + blockIdx.x \* blockDim.x



Thread and Memory Model

- Where are we?
  - 1D: x = threadIdx.x + blockIdx.x \* blockDim.x
  - 2D: y = threadIdx.y + blockIdx.y \* blockDim.y
  - 3D: z = threadIdx.z + blockIdx.z \* blockDim.z

- Where are we?
  - 1D: x = threadIdx.x + blockIdx.x \* blockDim.x
  - 2D: y = threadIdx.y + blockIdx.y \* blockDim.y
  - 3D: z = threadIdx.z + blockIdx.z \* blockDim.z
- How about gridDim?
  - Number of blocks in each dimension in the grid
  - Use case: 1D grid for a 2D image
    - Length of a row: w = blockDim.x \* gridDim.x
    - Next row: x += w

# Thread: Hardware View

- Streaming Processor (CUDA cores)
- Streaming Multiprocessor : A bunch of Streaming Processors plus some extra Special Function Units (sine/cosine/...)
- Graphics Processing Cluster : A bunch of Streaming Multiprocessors
- Many simple cores  $\Rightarrow$  better performance

## Thread: Hardware View

PCI Express 3	D Host Interface
	set Engine
	Territoria and a second

# Thread: Hardware View

SM		SM Instruction Cache													
	-	nstructio	on Buffe	er.		1			nstructi	on Buffe	Hr.				
		Warp Se	cheduler				Warp Scheduler								
D	Dispatch Unit Dispatch Unit						Dispatch Unit Dispatch Unit								
							+ +								
Register File (16,384 x 32-bit)							Register File (16,384 x 32-bit)								
Core	Core	Core	Core		SFU		Core	Core	Core	Core		SFU			
Core	Core	Core	Core	LDIST	SFU		Core	Core	Core	Core	LDIST	SFU			
Core	Core	Core	Core	LDIST	SFU		Core	Core	Core	Core	LDIST	SFU			
Core	Core	Core	Core		SFU		Core	Core	Core	Core		SFU			
Core	Core	Core	Core		SFU		Core	Core	Core	Core		SFU			
Core	Core	Core	Core	LDIST	SFU		Core	Core	Core	Core	LDIST	SFU			
Core	Core	Core	Core		SFU		Core	Core	Core	Core		SFU			
Core	Core	Core	Core		SFU	II	Core	Core	Core	Core		SFU			
Texture / L1 Cache															
					Texture	J   /L	1 Cache					_			
	Tex			Tex	Texture		1 Cache	Tex			Tex	-			
		nstructi	on Buff		Texture		1 Cache		nstructi	on Buffe					
		nstructi Warp S	on Buffi	er	_		1 Cache		nstructi Warp S	on Buffi					
	ispatch Un	Warp S	cheduler	er Dispetch U	nit			ispatch Ur	Warp Si	cheduler	er Xspetch U	nit			
	ispatch Un	Warp S	cheduler	er Dispetch U				ispatch Ur	Warp S	:heduler	H Xispatch U	nit			
D	ispatch Un	Warp S	cheduler	er Dispetch U	nit			ispatch Ur	Warp S	:heduler	H Xispatch U	nit SFU			
	ispatch Un	Warp S R er File (	16,384 >	br Dispatch U 4 2 32-bit)	nit			Regist	Warp Si it er File (	:heduler 16,384 x	Nspatch U Stratch U Stratch ()				
Core	Regist Core	Warp S # er File ( Core	16,384 > Core	er Dispatch U 2 32-bit) LD/ST	nit SFU		D	Regist Core	Warp Si it cer File ( Core	theduler 16,384 x	Hr Dispatch U 2 32-bit) LD/ST	SFU			
Core Core	Ispatch Un Regist Core Core	Warp S a er File ( Core Core	Core Core	er Dispetch U 2 32-bit) LOIST LOIST	nit SFU SFU		Core	Regist Core Core	Warp Se At Er File ( Core Core	Core Core	Nispatich U 32-bit) LDIST LDIST	SFU SFU			
Core Core Core	Regist Core Core Core	Warp S er File ( Core Core Core	Core Core Core	er Dispetch U 2-bit) LOIST LOIST LOIST	nit SFU SFU SFU		Core Core Core	Regist Core Core Core	Warp Si it er File ( Core Core Core	theduler 16,384 × Core Core Core	In Constraint of	SFU SFU SFU			
Core Core Core Core	ispatch Un Regist Core Core Core Core	Warp S er File ( Core Core Core Core	Core Core Core Core	er Dispetich U * 232-bit) LOIST LOIST LOIST	Nt SFU SFU SFU SFU		Core Core Core Core	Regist Core Core Core Core Core	Warp St at Core Core Core Core Core	Core Core Core Core	R Sispatch U 32-bit) LDIST LDIST LDIST LDIST	SFU SFU SFU SFU			
Core Core Core Core Core	Regist Core Core Core Core Core Core	Warp S a er File ( Core Core Core Core Core	Core Core Core Core Core Core	Elispetch U Elispetch U Elispetch U Elisst Loist Loist Loist Loist	SFU SFU SFU SFU SFU		Core Core Core Core Core	Regist Core Core Core Core Core Core	Warp Si at Core Core Core Core Core Core	Core Core Core Core Core Core Core	R Sispatch U LDIST LDIST LDIST LDIST LDIST LDIST	SFU SFU SFU SFU SFU			

Thread and Memory Model

• Each SM has "multiple of 32" cores

- Each SM has "multiple of 32" cores
- Threads in SM execute in group of 32 threads
  - A group of 32 thread inside a SM is called « Warp »
  - Warp is unit of thread scheduling in SMs


- Each SM has "multiple of 32" cores
- Threads in SM execute in group of 32 threads
  - A group of 32 thread inside a SM is called « Warp »
  - Warp is unit of thread scheduling in SMs
- Blocks are assigned to SMs into multiple of warps
  - Number of blocks per SM is constrained

- Each SM has "multiple of 32" cores
- Threads in SM execute in group of 32 threads
  - A group of 32 thread inside a SM is called « Warp »
  - Warp is unit of thread scheduling in SMs
- Blocks are assigned to SMs into multiple of warps
  - Number of blocks per SM is constrained
- No specific mapping between thread and core

- Each warp is executed in SIMD
  - All threads must execute same instruction at any time
- Fact
  - Not all warps are scheduled at anytime
  - Wait for data
  - Branch divergence

- CUDA virtualizes the physical hardware
  - Thread : virtualized scalar processor
    - registers
    - PC
    - state
  - Block is a virtualized multiprocessor
    - threads
    - shared memory

# Thread: Branch divergence



# Thread: Branch divergence

- When?
  - Condition
- Divergence

if threadIdx.x > 2:

• No divergence


if threadIdx.x / WARP\_SIZE > 2:



# Thread: Latency Tolerance

- When a warp does something with high latency
  - Pause it
  - Schedule next warp
- No context switch
  - Large register file
  - No need to "switch" register content to memory
  - Zero overhead

# Thread: Latency Tolerance



# Thread: Latency Tolerance

- Latency tolerance relies on many warps
- Branch divergence does not affect GPU high throughput like CPU
- CPU focuses on low latency
  - Branch is important
  - Branch prediction is even more important

# Block size in CUDA

• Previously, in launching kernel

kernelName[gridSize, blockSize](args...)

• Example

pixelCount = imageWidth \* imageHeight blockSize = 64 gridSize = pixelCount / blockSize grayscale[gridSize, blockSize](devInput, devOutput)

- This is 1D kernel launch
  - numBlock is essentially gridDim.x

## Block size in CUDA

- For 2D kernel launches
  - Grid size and block size are 2-dimensional tuples
- Launch a kernel with of  $8\times 8$  blocks, each block has  $32\times 32$  threads

```
gridSize = (8, 8)
blockSize = (32, 32)
grayscale[gridSize, blockSize](devInput, devOutput)
```

#### Labwork & Exercises 4: Threads

- Copy labwork 3 code to labwork 4
- Improve labwork 4 code to use 2D blocks
- Use time.time() to measure speedup
- Write a report (in  $LAT_EX$ )
  - Name it « Report.4.threads.tex »
  - Explain how you improve the labwork
  - Try experimenting with different 2D block size values
  - Plot a graph of block size vs speedup
  - Compare speedup with previous 1D grid
  - Answer the questions in the upcoming slides, explain why
- Push the report and your code to your forked repository

#### Thread: Exercises 1

Consider a GPU having the following specs (maximum numbers):

- 512 threads/block
- 1024 threads/SM
- 8 blocks/SM
- 32 threads/warp

What is the best configuration for thread blocks to implement grayscaling?

- 8 × 8
- 16 × 16
- 32 × 32

#### Thread: Exercises 2

Consider a device SM that can take max

- 1,536 threads
- 4 blocks

Which of the following block configs would result in the most number of threads in the SM?

- 128 threads/blk
- 256 threads/blk
- 512 threads/blk
- 1,024 threads/blk



#### Thread: Exercises 3

Consider a vector addition problem

- Vector length is 2,000
- Each thread produces one output
- Block size 512 threads.

How many threads will be in the grid?

Thread and Memory Model

Tran Giang Son, tran-giang.son@usth.edu.vn

• Example of a kernel doing vector addition

```
def add(out, in1, in2):
    tid = cuda.threadIdx.x + cuda.blockIdx.x * cuda.blockD:
    out[tid] = in1[tid] + in2[tid]
```

- Example of a kernel doing vector addition
- def add(out, in1, in2): tid = cuda.threadIdx.x + cuda.blockIdx.x \* cuda.blockD: out[tid] = in1[tid] + in2[tid]
  - GTX 1080: 352 GB/s global memory bandwidth

- Example of a kernel doing vector addition
- def add(out, in1, in2): tid = cuda.threadIdx.x + cuda.blockIdx.x \* cuda.blockD: out[tid] = in1[tid] + in2[tid]
  - GTX 1080: 352 GB/s global memory bandwidth
  - Single precision float : 4 bytes

- Example of a kernel doing vector addition
- def add(out, in1, in2):
   tid = cuda.threadIdx.x + cuda.blockIdx.x \* cuda.blockD:
   out[tid] = in1[tid] + in2[tid]
  - GTX 1080: 352 GB/s global memory bandwidth
  - Single precision float : 4 bytes
  - Max 88 giga single precision float loaded from/to global memory per sec

### Memory

- Example of a kernel doing vector addition
- def add(out, in1, in2): tid = cuda.threadIdx.x + cuda.blockIdx.x \* cuda.blockD: out[tid] = in1[tid] + in2[tid]
  - GTX 1080: 352 GB/s global memory bandwidth
  - Single precision float : 4 bytes
  - Max 88 giga single precision float loaded from/to global memory per sec
  - If no cache: 2 in, 1 out per FLOP  $\Rightarrow$  max 29.3 GFLOPS



## Memory

#### Something's wrong.

GeForce 10 (10xx) series

Model	Launch		
GeForce GTX 1080	May 27, 2016		
GeForce GTX 1080 Ti	March 10, 2017		
NVIDIA TITAN X	August 2, 2016		

Processing power (GFLOPS) Single precision (Boost) 8228 (8873) 10609 (11340) 10157 (10974)

8 more rows

#### GeForce 10 series - Wikipedia https://en.wikipedia.org/wiki/GeForce\_10\_series




Feedback

## Memory

- Key challenge
  - Fast computation but slow memory?
  - Lots of memory
  - Fast + Lots == Expensive
- Hierarchical design




## Memory Hierarchical Design: Host



Thread and Memory Model

31 / 52




Thread and Memory Model

32 / 52


#### Registers

- Fastest
- On-chip only
- No off-chip bandwidth
- Only accessible by a thread
- Lifetime of a thread




#### Shared Memory

- Extremely fast
- Highly parallel
- Restricted to a block




#### Global Memory

- Typically implemented in DRAM
- High access latency: 400-800 cycles
- Finite access bandwidth
- Potential of traffic congestion
- Throughput up to 900GB/s (Volta V100 on HBM2)



#### Constant Memory

- Small : 64KB/block
- Read only from device
- Writable from host
- Short latency and high bandwidth
  - If warps accesses the same location



Memory	Scope	Lifetime	Latency
register	thread	thread	1x
local	thread	thread	100x
shared	blocks	thread	1x
global	grid	app	100x
constant	grid	app	1x

Note: "local" memory is in fact a part of the global memory.



# Memory of GTX 1080

#### • GDDR5X

- 256-bit wide bus
- 352GB/s (ref: PCIEx3: 985MB/sec/lane)
- Unified 2MB L2 cache
- 1 GPC consists of 5 SMs, each SM
  - 4x 64KB registers
  - 96KB shared memory
  - 48KB L1 cache
- Memory compression engine

					Instruct	ion	Cache					
	Ir	nstructio	on Buffe	ır.		16		l	nstructi	on Buffe	Hr	
Warp Scheduler						Warp Scheduler						
D	Dispatch Unit Dispatch Unit				Dispatch Unit			Dispatch Unit				
	Register File (16,384 x 32-bit)							er File (	16,384 x	32-bit)		
Core	Core	Core	Core		SFU		Core	Core	Core	Core		SFU
Core	Core	Core	Core		SFU		Core	Core	Core	Core		SFU
Core	Core	Core	Core		SFU		Core	Core	Core	Core		SFU
Core	Core	Core	Core		SFU		Core	Core	Core	Core		SFU
Core	Core	Core	Core	LDIST	SFU		Core	Core	Core	Core	LDIST	SFU
Core	Core	Core	Core	LDIST	SFU		Core	Core	Core	Core	LDIST	SFU
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LDIST	SFU
Core	Core	Core	Core	LDIST	SFU		Core	Core	Core	Core	LDIST	SFU
					Texture	/ L1	l Cache		_	_		
	Tex			Tex				Tex			Tex	
	l	nstructi	on Buffe	ЯГ					nstructi	on Buffi	H.	
Warp Scheduler Warp Scheduler									cheduler			
0	ispatch Uni		_	Dispetch Ur	nit	Ш	D	ispatch Un	it		Dispatch U	nit
C	+	*	16,384 x	*	nit		D	*		16,384 >	*	sit.
Core	+	*	16,384 x Core	*	sFU		D	*			*	SFU
	Regist	k er File ('	_	32-bit)	_			Regist	er File (	16,384 >	32-bit)	SFU
Core	Regist Core	er File (' Core	Core	32-bit)	SFU		Core	Regist Core	er File ( Core	16,384 x Core	32-bit)	SFU
Core Core	Regist Core Core	er File (' Core Core	Core Core	32-bit) LDIST	SFU SFU		Core	Regist Core Core	er File ( Core Core	16,384 × Core Core	LDIST	SFU SFU SFU
Core Core Core	Regist Core Core Core	er File ( Core Core Core	Core Core Core	32-bit) LDIST LDIST LDIST	SFU SFU SFU		Core Core Core	Regist Core Core Core	er File ( Core Core Core	16,384 × Core Core Core	LDIST LDIST LDIST	SFU SFU SFU
Core Core Core Core	Registe Core Core Core Core	ter File (* Core Core Core Core	Core Core Core Core	32-bit) LDIST LDIST LDIST LDIST	SFU SFU SFU SFU		Core Core Core	Regist Core Core Core	er File ( Core Core Core Core	16,384 × Core Core Core Core	LDIST LDIST LDIST LDIST	_
Core Core Core Core	Registi Core Core Core Core	er File ( Core Core Core Core Core	Core Core Core Core	32-bit) LDST LDST LDST LDST LDST	SFU SFU SFU SFU SFU		Core Core Core Core	Regist Core Core Core Core	er File ( Core Core Core Core Core	16,384 × Core Core Core Core	32-bit) LDST LDST LDST LDST LDST	SFU SFU SFU SFU

```
Previously...
```

```
def add(out, in1, in2):
    tid = threadIdx.x + blockIdx.x * blockDim.x
    out[tid] = in1[tid] + in2[tid];
29.3 GFLOPS
```

Thread and Memory Model

39 / 52

#### Maximizing Computation: Memory Architecture

- Execution speed is based on data locality
  - Temporal locality: just-accessed is likely to be accessed again
  - Spatial locality: nearby data is likely to be used soon (image, video, sound)
- Order of performance
  - Registers
  - Shared memory / Constant memory (temporal locality)
  - Texture memory (spatial locality)
  - Global memory

## Maximizing Computation: Memory Architecture

- YOU dictate:
  - visibility
  - access speed
- How?
  - Access to registers need fewer instructions than global memory
  - Aggregate register files bandwidth ~ two orders of magnitude that of the global memory
  - Shared memory is part of the address space
    - Requires load/store

### Maximizing Computation: Memory Architecture

- Global memory access is performance bottleneck
  - Less global memory access, better perf
  - Tiling partition the data into small chunks, fittable into shared memory
  - Can speed up with coalesced read/write

#### Maximizing Computation: Memory Coalesce

- Memory access are in transactions
  - A block of 32, 64, 128, 256 bytes
- Coalesced read/writes:
  - Parallel read/writes from threads in a block
  - Sequential memory locations...
  - ... with appropriate alignment
- Minimize global memory bandwidth requirement

### Maximizing Computation: Memory Alignment

- Addresses being powers-of-two bytes (4 to 16) are aligned
- Aligned addresses can be accessed with a single memory instruction
- All other accesses are split in multiple instructions.
- $\Rightarrow$  Better performance with aligned addresses

## Maximizing Computation: Coalesce and Alignment

• Structure of array vs Array of structure

```
AoS = [{
    r: 10,
    g: 20,
    b: 30
}, {
    r: 15,
    g: 25,
    b: 35
}]
SoA = \{
    r: [10, 15]
    g: [20, 25],
```

b: [30, 35]

### Maximizing Computation: Coalesce and Alignment

- Array of Structs
  - More readable: objects are kept together
  - Better cache locality: members are accessed together
    - Better coalesce
    - e.g. RGB are used together in case of grayscaling
- Struct of Arrays
  - Potentially more efficient in several cases
    - e.g. processing one channel only
  - Less paddings: only between array, not between struct

- Shared memory is fast, **IF** 
  - All threads in warp access the same location
  - Or linear access
- Shared memory's random access is slow
  - Bank conflict



Thread local computation

• Where are we?

tid = threadIdx.x + blockIdx.x \* blockDim.x

• Load data from global memory (coalesced)

r = inputImage[tid, 0]
g = inputImage[tid, 1]
b = inputImage[tid, 2]

• Do computation with registers

gray = np.uint8((r + g + b) / 3)

• Write back to global memory (coalesced)

inputImage[tid, 0] = gray

Thread and Memory Model

Block local computation

- Where are we? ...
- Load data to **shared** memory

• Synchronize: wait all threads in the same block to reach this point

```
cuda.synchronize()
```

- Calculate on shared memory
- Write back to global memory (coalesced)

Thread and Memory Model

#### Labwork 5: Gaussian Blur Convolution

- Copy your grayscaling kernel in labwork 4 to labwork 5
- Change it to 7x7 Gaussian blur convolution
  - Without shared memory
  - With shared memory (copy the filter into shared memory)
- Use time.time() to measure speedup
- Write a report (in  $LAT_EX$ )
  - Name it « Report.5.gaussian.blur.tex »
  - Explain how you implement the Gaussian Blur filter
  - Try experimenting with different 2D block size values
  - Plot a graph of block size vs speedup (with/without shared memory)
- Push the report and your code to your forked repository

Thread and Memory Model

Tran Giang Son, tran-giang.son@usth.edu.vn

## Extra: Gaussian Blur Convolution

- Convolution
- Mostly to blur the input image
- The 2D kernel follows a normal distribution

$$G(x,y) = \frac{1}{2\pi\sigma^2} \exp\left[-\frac{(x-\mu_x)^2 + (y-\mu_y)^2}{2\sigma^2}\right]$$

- $\sigma$  : standard deviation of the distribution
- $\mu_x$ : Mean of the kernel in horizontal axis
- $\mu_y$ : Mean of the kernel in vertical axis

### Extra: Gaussian Blur Convolution

#### • Example 7 x 7 (1003 total)

0	0	1	2	1	0	0
0	3	13	22	13	3	0
1	13	59	97	59	13	1
2	22	97	159	97	22	2
1	13	59	97	59	13	1
0	3	13	22	13	3	0
0	0	1	2	1	0	0